Begoña Pino

Latest

• Real-time visual saliency architecture for FPGA with top-down attention modulation
• Bottom-up visual attention model based on FPGA
• A multi-resolution approach for massively-parallel hardware-friendly optical flow estimation